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I571 ABSTRACT 
A backside illuminated CCD imaging sensor for reading 
out image charges from wells of the array of pixels is 
significantly improved for blue, y, far W and low 
energy x-ray wavelengths (1-5WA) by so overthin- 
ning the backside as to place the depletion edge at the 
surface and depositing a thin transparent metal film of 
about lOA on a native-quality oxide film of less than 
about 30A grown on the thinned backside. The metal is 
selected to have a higher work function than that of the 
semiconductor to so bend the energy bands (at the inter- 
face of the semiconductor material and the oxide film) 
as to eliminate wells that would otherwise trap minority 
carriers. A bias voltage may be applied to extend the 
frontside depletion edge to the interface of the semicon- 
ductor material with the oxide film in the event there is 
not sufficient thinning. This metal film (“flash gate”), 
which improves and stabilizes the quantum eficiency of 
a CCD imaging sensor, will also improve the QE of any - -  
4,223,234 9/1980 Levine ........................... 357/24 LR p-n junction photodetector. 
4,348,690 9/1982 Jastrzebski et al. ............ 357/24 LR 
4,450,464 5/1984 Yamada .......................... 357/24 LR 
4,798,958 VI989 Janesick et al. ................ 357/24 LR 18 Claims, 16 Drawing Sheets 
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U,S, Patent Apr. 2, 1991 Sheet 1 of 16 5,005,063 
Q 
b I 
+ a ------- 
U.S. Patent Apr. 2, 1991 Sheet 2 of 16 5,005,063 
t 
I 
U.S. Patent Apr. 2, 1991 Sheet 3 of 16 5,005,063 
4 
I 
+a 
U.S. Patent 
I 
Apr. 2, 1991 Sheet 4 of 16 5,005,063 
r'- L 
/ 
I 
I 
I 
I 
I 
I 
I 
I 
I 
0 1  
I 
I 
I 
* I  
I 
I 
I 
I 
r"-cl 
U.S. Patent Apr. 2, 1991 Sheet 5 of 16 5,005,063 
FIG. 5 
FIG. 6 
E 
'E 
3 n 
f 
f 
h * 
Y 
U.S. Patent Apr. 2, 1991 Sheet 6 of 16 5,005,063 
FIG. 7 
FIG.8 
n ., 
Y 
8 
s 
4 0 1 2 3 4 5 6 7 8 9 1 0  
DISTANCE @, pm 
I 
U.S. Patent Apr. 2, 1991 Sheet 7 of 16 5,005,063 
FIG. 9 
U,S, Patent Apr. 2, 1991 Sheet 8 of 16 
FIG. IO 
5,005,063 
FIG. 1 1  
U,S, Patent Apr. 2, 1991 Sheet 9 of 16 5,005,063 
CCD NITROGEN COOLED TO -100% 
si02 
x 
FIG. 12b 
p-S i n 
L 
U.S. Patent 
MET& 
FIG. 12 4 
15 -3 N A - l . S r 1 0  cm 
CCD 
(c 
Apr. 2, 1991 Sheet 10 of 16 5,005,063 
/ 
%-- 1-P' G 
VACUUM 
1 o v  
U.S. Patent Apr. 2, 1991 Sheet 11 of 16 5,005,063 
FIG. 13 
U.S. Patent Apr. 2, 1991 Sheet 12 of 16 
I 
4 c n  
IO 
I I  I I  
I - w  I =E 
5,005,063 
. 
U.S. Patent Apr. 2, 1991 Sheet 13 of 16 5,005,063 
1.0L I I. 1 I 
0.6 
a - 
2 0.2 - 
$ 0 :  
c W II NA - lo'* 
2 4 . 2 -  
8 - 1 0 1 ~  g 4 . 4 -  
1o'O 
4 
FIAT M N D  
L 
Y) 
4.6 - 
-0.8 - 
- 
r 
-1 .o I I I I I 
U.S. Patent Apr. 2, 1991 Sheet 14 of 16 5,005,063 
FIG. 
FIG. I 
0.3 0.4 O S  0.6 0.7 0.8 0.9 1.0 
8 Oo2 WAVELENGTH (X),pm 
U.S. Patent Apr. 2, 1991 Sheet 15 of 16 
~ QE- Pinned 
5,005,063 
GOLD 
FLASH 
GATE 
F 
UNCOATED 
REGION 
G. 19b 
U.S. Patent 
z 
0 
Apr. 2, 1991 Sheet 16 of 16 5,005,063 
0 
N 
5,005,063 
1 2 
Unfortunately, the lack of a perfect insulating layer 
with the desired optical properties has prevented the 
BACKSIDE METAL FILM realization of this structure; any leakage current 
through this insulator wiU be collected as signal charge 
ORIGIN OF INVENTION 5 at the frontside. 
CCD IMAGING SENSOR WITH FLASHED 
SUMMARY OF THE INVENTION The invention described herein was made in the per- formance of work under a NASA contract, and is sub- 
ject to the provisions of Public Law 96-517 (35 USC 
202) in which the Contractor has elected to retain title. 
No. 07/197,564, filed 5/23/88, abandon which is a divi- 
sional of application Ser. No. 06/835,535 filed 5/3/86, 
now U.S. Pat. No. 4,760,031, issued 7-26-88. 
BACKGROUND OF THE INVENTION 
It has been found that a more intimate contact of a 
thin backside metal film (hereinafter called a “flash 
This application is a continuation of application Ser. lo gate”), which is less than 10 A thick (i.e., only 1 to 3 
monolayers) and is essentially transparent at all wave- 
lengths, can, without an external voltage, control the 
surface potential of the CCD to achieve the desired 
QE-pinned condition when deposited on a thin native- 
” quality oxide of approximately 30 A in thickness. The 
as charge device (CCD) seI1sors* Or structure of the CCD surface to improve quantum eff- 
ment and stabilization of the quantum efficiency (QE) of 
such sensors in the near IR, visible W, XUV and soft 20 
x-ray regions of the spectrum. 
devices (CCD’s) have been chosen 
for a Of terrestrial and space borne astronomical 
instruments including the Wide Field/Planetary Cam- 
(Lockart, B., SPIE, Vol. 331 (1982)). The eight thinned 
backside ccD’s used by wmc provide 
high in the red, excellent charge transfer 
effticiency, and low perfomance. H ~ ~ ~ ~ ~ ~ ,  
the sensors 
and deliver low sensitivity in the blue and ultraviolet 
portion of the spectrum (i.e., < 4 5 0  A). The present 
inventor has r ccomed  that the surface of the backside 
illuminated CCD represented two of three parts of a 
metal-insulator-semiconductor (MIS) device, namely a 35 the frontside depletion edge. 
semiconductor layer and a thin native oxide, but no 
metal. In a paper titled Backside Charging of the CCD, 
SPIE, Vol. 570 (1985) by the present inventor, it was 
shown that such a structure is inherently unstable be- 
cause of the uncontrolled nature of Si@ charge in the 40 
surface states at the Si-SiOz interface. TO circumvent 
Problems the technisue of backside charging was 
developed which attempts to control the surface poten- 
This inVmti0n r&kS to illUDlhtiOXl detectors Such 
diode g-m and more m c u l &  to the improve- 
role of this flash gate, in controlling the energy band 
ciency (QE) will apply equally to photodiode se-rs. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 illustrates energy band structures at the back- 
side of a CCD for the labeled points shown in FIG. 2. 
Point 5 represents the condition where the frontside 
is a graph Of quantum eficiency and dark 
current as a function of membrane thickness for a CCD 
channel shown in FIG. 3 under backside charged and 
uncharged conditions. Note that the QE-pinned condi- 
quantum efficiency hystekis (QEH) 30 tion Can be achieved with backside charging when most 
of the P+-diffusion is removed by thinning. 
FIG. 3 illustrates a cross section of a CCD channel 
showing the n+ input and output diodes, frontside de- 
pletion edge, and three external voltages that control 
FIG. 4 is an enlarged view of a portion of the CCD 
channel of FIG. 2 showing the depletion regions near 
the n-p junction (Xn and xp) beneath the frontside gate 
before the n channel is fully depleted. 
FIG. 5 is a graph of the depletion region, xn, as a 
function of V, for different epitaxial impurity concen- 
trations. Note that less than a micron of movement in xn 
occurs for a 30 v change in v, 
Charge 
era (WF/PC) in the Hubble Space Telescope 25 edge meets the backside’ 
tial by providing a nCgatiVe Static charge at the backside 
QEH, and *Proving *e quantum effi- 
FIG. 6 is a paph of distribution JI through 
in qua-  
periodic is the sensors FIG. 7 is a graph of potential distribution as a func- 
Of the CCD. While technique is effective in 45 the CCD of FIGS. 3 and 4 as a function of distance from 
the frontside, where the symbols are as ciency (QE) for WF/PC, it is a temporary solution and 
are warmed to ambient (The sensors On 
wF/Pc 
after ultraviolet flooding and charging with the sun so 
the QE problems are avoided by this backside charging 
technique.) 
It is an ofthis invention to present an improved 
problems for CCD imaging sensors. Recognizing that 
the CCD bacbide is similar to a MIS system, but 
ing the metal film, the present inventor has 
plated completing the structure by applying a thin metal 
film to the backside of the CCD, and directly control- 60 controlled by vh and v~b. 
h g  i& surf= potential by external voltage source. 
Such a structure wfi allow the user to have complete 
control of the surface potential and provide the neces- 
sary accumulation at the backside to collect 100% of 
the photogenerated signal carriers within the CCD 65 throughout the thinned area. 
potential wells located at the frontside. This condition is 
referred to as the QE-pinned condition (J. Janesick, 
Backside Charging of the CCD, SPIE, Vol. 570 (1985)). 
tiom developed in the specification. 
tion of distance for different Vh leaving VNb and V, 
Of -”’ 5o fued. Note that the depletion depth, xp+t ,  increases 
slowly with increasing vh. 
FIG. 8 is a graph of depletion depth, xp as a function 
of vnp for different Vh. Horizontal lines indicate where 
which permanently solves the QE and QEH 5s Vnp loses control over the frontside depletion depth for 
a fixed vfi and vsub. 
FIG. 9 is a graph of depletion depth, xp as a function 
Of VNb for different Vh. The region shown between 
horizontal lines is where the frontside depletion edge is 
FIG. 10 is a print out of a 4OOO A flat-field image 
stored by a CCD “spot-thinned” into the frontside de- 
pletion edge. Note the increase in QE in the thinned 
area due to an increase in the Fermi level at the backside 
FIG. 11 is a print out produced in a manner similar to 
the display of FIG. 10, except that a substrate voltage 
was increased to cause the depletion edge to move away 
be kept at a constant 
5,005,063 
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from the backside, causing the QE to be decreased in and M. Blouke and J. Janesick, OPTICAL ENGI- 
the spot-thinned area. NEERING, 22(5), 607-614 (1983). The TI 3PCCD 
FIG. 120 is a cross section of a silicon CCD similar to structure is built with a 10 Ohmcm, p-type, 10 pm 
that of FIGS. 2 and 3, except that, in accordance with epitaxial layer on a 0.01 Ohmem, p+-type substrate 
the present invention, a metal flash gate is deposited 5 with a 2-4 pm p+diffusion, and uses a phosphorous 
over a native oxide film after overthinning, FIG. 126 is implanted n-buried channel. Because of a frontside 
a cross section for a diode photodetector using a metal polysilicon gate, the device is thinned to approximately 
flashed gate, and FIGS. 12c, d and e illustrate successive 10 pm (near the p+/p interface) for backside illumina- 
stages in the establishment of equilibrium between the tion and is flooded with ultraviolet light from the back- 
CCD and metal for an ideal flash gate. A contact volt- 10 side to achieve response throughout the near IR, visible, 
age, V, develops as electrons tunnel from the CCD W, XUV, and soft x-ray regions (Le., 1-10,OOO A), as 
onto the metal gate which has a higher work function described in U.S. application Ser. No. 642,417 filed 
than the semiconductor material of the CCD. Aug. 25, 1984 by James R. Janesick and Stythe T. Elli- 
FIG. 13 is a graph of electric field, EA, generated ott. 
inside the CCD caused by the contact potential, V, 15 The thickness of the epitaxial layer, the p+ diffusion 
developed between the CCD and the metal gate as a and the nchannel have been found to vary considerably 
function of distance, x. from device to device. For example, the p+diffusion (a 
FIGS. 14a and 146 are energy band diagrams illus- diffusion that forms during epitaxial growth and during 
trating the establishment of equilibrium conditions be- the CCD fabrication) for some CCDs extends almost 
tween a metal flash gate and a CCD with a native oxide 20 completely through the sensor to the nchannel on the 
as the metal approaches the CCD from a distance d to frontside. An experimental plot of impurity concentra- 
intimate contact with the native oxide film. tion as a function of thickness through a CCD mem- 
FIG. 15 is a graph of surface potential using a gold brane (frontside including n channel, p-epitaxial layer, 
gate as a function of surface state density for different and p+diffusion layer, in that order from front to the 
doping concentrations. Note that the CCD will remain 25 substrate in the back) has shown that the p+diffusion 
in the accumulation state as long as the surface state from the backside extends deep into the epitaxial layer 
density remains below 1013 state/cmbv for NA= 101s on the frontside, reaching within only 2 pm from the 
cm-3. nchannel. 
FIG. 16 is a graph the same as in FIG. 15, but using The original intent of the p+diffusion was to stabi- 
platinum for the flash gate. Note that an extra margin is 30 lize and increase the short wavelength (A<SOOO A) 
achieved when accumulating with platinum because of response of the CCD. However, it has been shown that 
its higher work function. this layer is instead involved with numerous QE prob- 
FIG. 17 is a graph the same as in FIGS. 15 and 16, but lems (J. Janesick, SPIE, Vol. 501 (1984)), including the 
using aluminum for the flash gate. Note that due to the QEH problem experienced by WF/PC mentioned here- 
lower work function of aluminum as compared to the 35 inbefore. In addition, the p+diffusion has, for the ma- 
CCD semiconductor material, depletion is promoted as jority of the CCDs tested, significantly limited the full 
opposed to accumulation. capability offered by backside charging in achieving the 
FIG. 18 is a graph of the light transmittance of a gold QE-pinned condition (J. Janesick, SPIE, Vol. 570 
film as a function of wavelength for thickness from 10 to (1985)). (It will also be shown below that the effective- 
100 A. Note that for less than 10 A there is negligible 40 ness of the CCD flash gate of the present invention is 
absorption across the W, visible, and near-infrared also sigdkantly influenced by the presence of the p+ 
regions of the spectrum. diffusion, which must be eliminated through thinning if 
FIG. 19a is a CRT display of a 4OOO A flat field image the full potential of the prevent invention is to be real- 
from a CCD having overthinned comers and outer ized.) 
regions and a 50 A gold flash gate deposited on only the 45 The thinning technique employed on the TI 3PCCD 
upper region. The dark central region marks the bound- often gave rise to variations in membrane thickness on a 
ary of the frontside depletion edge where the QE single device large enough to allow the QE to be stud- 
switches to the QE-pinned condition in the comers and ied as a function of thickness from the substrate into the 
outer regions. FIG. 196 is a graph in which the frontside epitaxial layer. (The term “membrane” refers to the 
depletion edge clearly Seen in FIG. 1% is drawn and M thinned semiconductor body under the diffused nchm- 
labeled. ne1 of the CCD.) The QE and dark current (for un- 
FIG. M is a graph showing the energy band structure charged and charged conditions) as a function of mem- 
at the back of the CCD where the frontside depletion brane thickness was in part discussed in considerable 
edge meets the backside causing the bands to switch detail by J. Janesick, SPIE, Vol. 570 (1985). Come- 
from depletion to accumulation. 55 sponding energy band diagrams are drawn in FIG. 1 for 
The novel features that are considered characteristic the five labeled regions at points 1-5 shown in FIG. 2. 
of this invention are set forth with particularity in the Note that the diagram of FIG. 2 is a function of mem- 
appended claims. The invention will best be understood brane thickness including the nchannel. only the de- 
from the following description when read in connection vice physics between points 4 and 5 will be discussed 
with the accompanying drawings. 60 below because it is in this region where the flash gate 
(and backside charging) yields the optimum in QE per- GENERAL DISCUSS1oN OF THE STATE OF formance. Note that this region is deep in the mem- 
brane. THE ART 
The particular prior-art CCD to be discussed below 
was the 8 0 0 ~  800 Texas Instruments Three Phase CCD 65 BACKSIDE DEPLETION 
(TI 3PCCD) used by WF/PC. This device, along with 
its ultimate performance limitations, is discussed in con- 
siderable detail by J. Janesick, P I E ,  Vol. 501 (1984) 
The increase in sensitivity between points 4 and 5 is 
attributed to the frontside depletion edge (shown in the 
diagram of FIG. 3) reaching the backside of the CCD. 
5,005,063 
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As the depletion edge is caused to be closer to the back- 
side through thinning the back, the Fermi level relative 
to the valence band increases, as shown in FIG. 1 at the 
various points labeled 1 through 5 to correspond to 
points indicated in FIG. 2. As that thickness decreases 
and the Fermi level rises, the positive interface states 
located at the backside Si-SioZ interface are in effect 
neutralized by electron trapping, which in turn causes 
the backside well to decrease, thereby increasing the 
QE as shown in FIG. 2. This sequence of events at the 
backside occurs rapidly over a small change in mem- 
brane thickness (approximately over 1 Debye length 
4700 A for the TI 3PCCD). For convenience the scale 
of FIG. 2 is shown in FIG. 1. A thinned membrane of 
between 5 and 6 pm is thus shown to be adequate, al- 
though thinning to between 3 and 4 pm is possible. 
It should be mentioned that electron trapping can 
also take place when photogenerated electrons are sup- 
plied near the backside under cold operation (the mani- 
festation of QEH). It has been experimentally shown 
that the blue QE si&icantly increases when signal 
electrons are trapped at the backside Si-Si02 interface 
as the positive interface states are neutralized reducing 
the size of the backside well. Under the conditions 
where the size of the backside well is minimized (again 
either through moving the frontside depletion edge to 
the backside or trapped photogenerated charge), that 
backside charging is considerably more effective for 
only a small amount of negative static charge is neces- 
sary at the CCD surface to pull the energy bands into 
the accumulated state. As will be shown below, the 
flash gate of the present invention is also more effective 
under these same conditions, and in addition is perma- 
nent. 
Note from FIG. 2 that the backside dark current also 
sharply rises between points 4 and 5. As the Fermi level 
rises, it is easier for electrons to “hop” from the raised 
Fermi level to the conduction band through interface 
states. Also, since the backside well is significantly 
smaller, electrons at the backside can diffuse from this 
well to the frontside potential wells where they are 
collected and transferred out as signal carriers. 
DEPLETION EDGE CONTROL 
It will be further shown below that the performance 
of the CCD flash gate of the present invention is highly 
dependent on Fermi position at the backside. The flash 
gate will achieve maximum accumulation (i.e., maxi- 
mum QE) when the Fermi level is at its highest level or 
when the backside is fully depleted. Because depletion 
control is an integral part of the flash gate concept, it 
will be shown how the frontside depletion edge can be 
moved to the backside, not just by thinning, but through 
external voltages applied to the CCD. 
FIG. 3 shows a simplified cross section of the prior- 
art CCD (TI 3PCCD) perpendicular to the frontside 
and parallel to a CCD signal channel. An n-buried chan- 
6 
carriers (electrons) under the normal bias conditions 
applied through Vhand Vmb. For the TI 3PCCD this 
voltage is approximately 30 V. FIG. 4 depicts pictorally 
the various voltages and the conditions before the n- 
5 channel depletes completely. For a fued VsYb and Vh 
(e+, zero volts) a change in Vnp causes a depletion 
region to form on both sides of the n-p junction. The 
depletion region, Xn, above the junction changes only 
slightly with Vnp due to the high doping of the nchan- 
10 ne1 and varies in accordance with the equation: 
where vbiis the built in voltage (0.6 V), vis  the permit- 
tivity of silicon (1.044~ 10-12F/cm), q is the electronic 
charge (1.6xlO-19 coulombs), NA is the n-impurity 
concentration within the nchannel and NA is the p- 
FIG. 5 plots Xn as a function of Vnp for different epi- 
taxial layer resistivities. In case of TI 3PCCD 
(N~=lXlOl6cm-3, N~=l.SXl0’5cm-3),xnvariesby 
less than 1 pm over a 30 V change in Vnp. 
In addition to the depletion around the n-p junction, 
a depletion region also develops from the gate side as 
the voltage between the gate and nchannel increases 
with Vnp. Here that depletion forms much more rapidly 
for a given change in Vnpcompared to Xn and is the main 
30 source in depleting the n-channel. At some voltage, Vnp 
will be sufficiently large to cause the two depletion 
edges to meet and full depletion of the channel is 
achieved (this is approximately 12 V for the TI 3PCCD 
with Vh=O V, Vmb=O V). Under these conditions, 
35 Vnp loses all control of the frontside depletion edge, xp 
because any change in Vnp only effects depletion near 
the input and output diodes within the n+ and surround- 
ing p-regions. When the nchannel is fully depleted, 
control of the frontside depletion edge comes totally 
through Vmb and Vh. 
For a fully depleted channel, the potential distribu- 
tion and the depth of the frontside depletion edge 
within the CCD can be analytically found if an idealized 
doping distribution is assumed for the buried channel 
45 layer. One such doping is the “box distribution,” where 
the impurity concentration is constant throughout the 
n-layer. Using the symbols defmed in FIG. 6, the poten- 
tial within the CCD can be found by satisfying the 
Poisson’s equations: 
2o impurity concentration of the epitaxial layer 15. 
25 
50 
55 - = _ -  e qND O < x < t  
a 9  fS 
ne1 11 in an epitaxial layer 15 has n+ contacts 12 and 13 -=- 2 q z  t < x < t + x p  
at both ends which form the input and output diodes, 
respectively. The frontside depletion edge (shown by a 60 
dotted line 14) is dependent on three bias voltages 
shown: 
with the boundary conditions: 
(i) Vnp= the frontside depletion voltage; *(x = -a) = “h 
(ii) Vh= the frontside gate voltage; and 
The constraint on the voltage applied to the input and 
output diodes, Vnp is that it must be suficiently large to 
(G) vmb= the substrate voltage. 65 mlr = € S T 1  mlr 
f”dr lx=o x=o 
completely deplete the n-buried channel of majority *(x = 0- )  = *(x = O+) 
5,005,063 
7 8 
presented below will assume it to be zero. The effect of 
VFB is to increase the gate voltage by -VFB. 
Using the equations above, FIG. 7 plots the potential 
distribution within the CCD channel as a function of 
c=k x=t- X = f +  5 distance for various Vf,. The doping parameters and the 
thicknesses of the nchannel (1.5 pm) and the oxide 
(lo00 A) shown in FIG. 7 best represent that of the TI 
3PCCD. It can be seen that the total depletion depth, 
(xp+t), increases with increasing Vh. For example, a 
The potential I/I (as a function of x) throughout the CCD 10 gate voltage of 20 V creates a depletion depth of 6.0 pm 
can be found by solving Equations (2), (3), and (4) yield- from the frontside surface. 
ing: The depletion depth, xp in the p-region as a function 
of Vnp is given by: 
continued 
(8) *I =-I mlr 
$(x = t-) = $(x = t+ )  
Jl(x = t + xp) = 0 
(9) 
(io) 
$3 = - 4NA ( x  - r - x p p  t < x < t + xp 
where: 
qNmn 
E O X = y  
(13) A plot of depletion depth, xp as a function of front- 
2o side depletion voltage, Vnp is shown in FIG. 8 with 
frontside gate voltage, Vh, as a parameter, showing the 
depletion depths when Vnp loses control. The envelope 
of this plot represents the condition of maximum deple- 
25 tion given by Equation (23). For example, when one 
sets Vnp=30 V, a maximum depletion depth, xp of 
about 4.8 pm is obtainable for Vh=20 V. 
2cs 
(14) 
('9 
$ m n r = $ J ( l + + )  SUBSTRATE DEPLETION EDGE CONTROL 
Since the frontside gate voltage, Vh, is referenced to 
(16) 30 the potential of the substrate, the depletion distance, xp 
can also be adjusted through the substrate voltage VNb 
In other words, if the substrate voltage is increased by 
1 V, the depletion edge will shrink by the same amount 
35 when the gate voltage is lowered by 1 V. Since varying 
the substrate voltage is more convenient and less stress- 
ful to the CCD, it is preferable to change the depletion 
edge through VNb and leave the gate voltage fixed. 
Typically all phases are set to approximately $10 V 
FIG. 9 plots depletion depth, xp as a function of 
substrate voltage, Vsyb for various levels of frontside 
gate voltage, Vh, leaving the frontside depletion volt- 
age, Vnp fued at 30 V. Note that a positive change in 
45 Vmb causes a decrease in depletion depth while a nega- 
tive change causes an increase in depletion depth. For 
the TI 3PCCD the depletion depth changes less then 2 
where pm over a 20 v range ofV,bfor vh= 10 V. The 
F/cm), d is the oxide thickness (Cm), t is the nchannel tion depth is also bounded by the two horizontal 
thickness (cm), xP is the frontside depletion depth in the shown in FIG. 9. The lower line indium the bias con- 
P-region (Cm), $- is the m e u m  potential 03 ditions that promotes inversion of holes within the n- 
Within the channel, x n  is the position of $- from the channel. In other words, when the surface potential, $m 
n-p junction interface (cm), $ J ~ S  the potential 03 at the at the Si-Si02 interface is less than the substrate poten- 
metallurgical junction, @imp iS the voltage required by tial, holes from the channel-stops (which are connected 
Vnp to completely deplete the nchannel, and EOX is the 55 to the substrate) migrate beneath the gate region. Under 
electric field (V/cm) across the oxide. these conditions, Vh and Vsyb lose control of the front- 
When the flat band voltage V F B ~  included, the gate side depletion edge. For example, Vsyb=O V, and 
voltage, Vh, must be modified: Vh=-5 V promotes the onset of channel inversion. 
This is also observed in FIG. 7, where Jr3=0 V when 
(21) 60 Vh= -5 V. For the TI3PCCD, that channel inversion 
typically occurs at Vh= -7 V. The top horizontal line 
(22) shown in FIG. 9 indicates that point where the CCD 
n-channel is fully depleted, any bias condition above 
this line indicates that the channel is not depleted fully. 
FIGS. 10 and 11 experimentally demonstrate that the 
QE increases when the frontside depletion edge moves 
away from the backside by an increase in Vmb. FIG. 10 
is a print out of a 4OOO A flat field image from a CCD 
2( Vh + v,, + vox - I Vd vox + 4( V h  + v,mp)lY 
2 $J = 
(17) 
K m p = - ( l  9 N d  +$) 
vox=wi(l CS +si)
x n = t - -  ND 
t 
x p =  (9) 
2c.7 
2 
4o during signal integration. 
NA (19) 
(20) 
is the permittivity of the oxide (3.45X 
V h  = Vh - VFB 
Q2p 
VFB = 4, - - cox 
where (am is the gate-semiconductor work function 65 
difference (V) and Qrr is the fixed positive charge den- 
sity (Coulombs/cm2) within the oxide. Typical values 
for Vmare - 1 to -2 V, but for convenience, all results 
5.005.063 
9 
showing a small nearly round region (200x200 pixel 
diameter) on the CCD which was purposely "spot- 
thinned" into the frontside depletion edge (V&= 10 V, 
V,,b=O, Vnp=30 V) showing an increase in QE due to 
an increase in the Fermi level at the backside. The 
thinned region is a factor of 5 higher in sensitivity than 
the surrounding area and represents where the frontside 
depletion edge meets the back surface. The image print 
out shown in FIG. 11 was produced in a similar manner 
except that the substrate voltage was increased to + 10 
V which moves the depletion edge away from the back- 
side, causing the QE to drop sharply due to the forma- 
tion of a larger backside well. In both of these figures, 
the images are shown printed out using only every 
seventh pixel in each row, each pixel being printed out 
with intensity (brightness) as a function of sensitivity. 
Thus, by increasing the substrate voltage, the sensitivity 
of the thinned region on the CCD becomes less than 
even the unthinned surrounding area. 
10 
Fermi levels do not coincide and the system is not in 
equilibrium. When the metal and CCD are moved 
closer together as shown in FIG. 12d, electrons will 
tunnel from the CCD to the metal when the physical 
separation d is on the order of less than 30 A or about 6 
interatomic distances. The flow of electrons creates a 
negative charge in the metal and an accumulation of 
holes at the surface of the CCD, as indicated in FIG. 
10 lb. This generates an electric field within the CCD 
which raises the potential energy of the electrons with 
respect to the those on the metal until the two Fermi 
levels coincide, at which point the tunneling current 
stops. The contact potential which develops after this 
Is current flow is simply given by the work function dif- 
ference between the CCD and metal gate: 
DESCRIPTION OF PREFERRED 
EMBODIMENTS 
CCD flash gate 
where V, is the contact potential (or surface potential), 
(Pmis the work function of the metal and (x+V,) is the 
work function of the CCD where x is the energy differ- 
ence the conduction and to the vacuum levels (x=4.15 
25 CV for silicon), and Vn is the energy difference between 
the Fermi level and the conduction band which can be 
found as a function of NA, by the equation: 
ne theory behind the present invention which is 
comprised of a CCD flash gate will now 
When a metal with a high work funciton makes intimate 
contact with the backside of the CCD, a contact poten- 
tial develops which can promote strong accumulation 
and possible achieve the QE-pinned condition. FIG. 
120 is a cross section of a CCD very similar to the prior- 30 
6 of the aforesaid patent application) comprised of a 
p-doped Si layer 20 epitaxially grown over p+ substrate 
structure is fabricated to complete the frontside. The 35 
backside, which is to be illuminated, is overthinned to 
produce a membrane under the n-channel. Additional I- 1 1 m +  T 
detail of this CCD is the same as shown in FIGS. 3 and 
4. The primary difference is that over a native Si02 film 
23 on the thinned backside area there is deposited as a 40 carrier concentration given by: 
flash gate a metal film 24 sufficiently thin (few monolay- 
ers) to be transparent. The normal potential decreases 
near the interface of the backside semiconductor 20 and 
the Oxide film 23 in the thinned as shown by a 
dashed h e  25. As a consequence, photogenerated el=- 45 
that interface* Upon flashing 
a thin film of metal over the native Si02, the potential is 
increased near the Si-Si& interface, as shown by the 
solid line 26, causing photo electrons to be accelerated 
toward the buried nchannel. M kTflTcr.Ud (28) 
The ideal metal flash gate contact will be analyzed 
and then the electric fields generated within the CCD as 
a function of the contact potential will be calculated. (29) 
Following that, the flash gate configuration, which 
includes a native oxide between the CCD and the metal, 55 where U is the normalized potential (V= V / k n  in the 
will be analyzed. But fvst it should be noted that the CCD, Uf is the normalized doping potential (UF- 
metal flash gate may be used to advantage to (Ei-E'/kl) where Ej is the intrinsic level of silicon 
increase the QE of a P n  Photodiode shown in FIG- 126 and Efis the Fermi level for the doped ma ted ,  and Lo  
contacts. In the case of such a photodiode, the flash gate 60 
shown on the thinned pside may alternatively be on the 
n-side. In other words, as is also true of the CCD, the n 
and pdoping can be interchanged. 
(25) 
art CCD shown in FIG. 3 of this application (and FIG. V, = + kTln (*) ni 
21 and a diffused n channel 22 over which a CCD gate where Eg is the bandgap for given by: 
E - 1.155, - 7.021 X lo-' fl (26) 
where T is the temperature (k). and ni is the i n w i c  
ni=3.87X 1016T%xp(-Ed 2kTl (27) 
where k is Boltzmann's Constant ( 8 . 6 2 ~ 1 0 4  eV/K). 
ne electric field, E", generated within the CCD due 
to the contact potential, V,, can be calculated from the may be trapped 
quatiom: 
LD EA = 
WAW = [e"%-" + u - 1) + e-"W'- u - 01' 
having diffused n+and p+-regiOnS for the diode is the intrinsic Debye length given by: 
t (W 
65 THE IDEAL CCD FLASH GATE 
FIG. 12c, shows the CCD and metal separated at a 
large distance d with the metal having a larger work 
function than the CCD. Under these circumstances, the 
The value given by the potential function F(V,U) in 
the CCD at a distance x from the surface is given by the 
relationship: 
5,005,063 
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time due to diffusion of the metal into the CCD semi- 
conductor, as will be discussed more fully below, and 
(3) the interface state density is constant about the 
Fermi level. 
It can be shown with the aid of FIGS. 14u and 14b 
(31) x = - L n L  us - dU ' 
F(uJJI;) 
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and is used to find the electric field as a function of 
distance from the surface. 
FIG. 13 shows the electric field generated within the 
CCD, based on the equations above for different values 
of Vr for a doping concentration of N ~ = 1 . 5 x  1015 
cm-3. Note that small contact potentials generate large 
electric fields at the backside of the CCD. It can be 
shown that field strengths of greater than - 105 V/cm 
are required to keep photo electrons from diffusing to 
the backside and achieve the QE-pinned condition at all 
wavelengths of interest (1-10,000 A). Therefore, 
contact potentials of greater than -0.2 V are required 
as shown by FIG. 9. 
CCD FLASH GATE WITH INTERFACIAL 
LAYER 
In practice the full contact potential does not drop 
entirely within the CCD, but in part develops across a 
native oxide film which forms at the surface of the CCD 
after thinning. To understand the effects of an oxide 
film on the CCD flash gate, the energy band diagrams 
shown in FIGS. 14u and 146 will now be considered. 
FIG. 14u shows interface states located at the Si- 
Si02 interface which are positively charged above the 
Fermi level (or when empty of electrons) and neutral 
when below the Fermi level (or when filled with elec- 
trons). The positively charged interface states will re- 
sult in the formation of a surface depletion layer leaving 
a space charge layer of uncompensated boron ions (i.e., 
a backside well). The total charge contained within the 
space charge region is qual in magnitude to the total 
charge asociated with the positive charge in the surface 
states. 
When the metal approaches the CCD to the point 
where the tunneling probability is high enough, elec- 
trons will tunnel from the interface states as opposed to 
the CCD semiconductor matrial. If the density of inter- 
face states is high enough, the states will supply all the 
charge necessary to set up the contact potential re- 
quired to align the Fermi levels between the CCD semi- 
conductor and metal as shown in FIG. 146. The result- 
ing band structure within the CCD is essentially the 
same as before the metal contact, except that the bands 
may bend up slightly by AVS if some electrons are s u p  
plied by the CCD semiconductor. In this case, the 
contact potential that develops between the metal and 
CCD semiconductor is dropped across the native oxide 
instead of within the CCD semiconductor and the back- 
side rcmains in depletion as opposed to accumulation. 
As will be shown hereinafter, interface states in practice 
do play a very important role in achieving the QE- 
pinned condition when using the CCD flash gate. It is 
therefore important to understand quantitatively the 
correlation of surface potential as a function of interface 
density for different flash gate metals. 
An expression has been obtained to describe surface 
potential as a function of interface state density and will 
be given here. The expression assumes that: (1) the 
interfacial layer is very thin to allow for tunneling (na- 
tive oxides are typically less than 16 A immediately 
after thinning and grown to 30 A when fully aged), (2) 
the surface states are a property of the semiconductor 
and are independent of the metal (this last assumption is 
necessary because the interface structure changes with 
that the surface potential V, developed by a metal 
contact with a p-semiconductor through an interfacial 
layer varies with surface state density DS (states/cm- 
Vev) as: 
10 
(33) 
and +o is a parameter of the surface energy before 
contact, and is defined by the equation: 
cpo= vm+ vp (34) 
where V, is the surface potential (ev) before the metal 
contact was formed and Vp is the energy difference 
25 between the valence and Fermi level within the bulk of 
the CCD semiconductor given by the equation: 
20 
E 
30 Vp = - kTln (%) (35) 
It is important to note the two limiting cases of Equa- 
tion (32). When the interface density is low such that 
C2U, the surface potential reduces to the ideal metal to 
35 CCD semiconductor contact (Le., Equation (24)). How- 
ever, wten the number of interface states is large such 
that CrO, Equation (32) reduces to V,=V, indicating 
that the surface potential is independent of the metal 
work function, resulting in no change in the band bend- 
ing within the CCD semiconductor material. 
It is also important to note from Equation (32) that 
the surface potential is highly dependent on the position 
of the Fermi level. When increasing the Fermi level, 
45 Le., increasing Vp given by Equation (39, by reducing 
the doping concentration, NA, the surface potential 
given by Equation (32) increased towards accumula- 
tion. This can be Seen more clearly in FIGS. 15 and 16 
which plot surface potential as a function of surface 
state density for impurity concentrations of 1018 (p+ for 
the TI 3PCCD), 1015 (p for the TI 3PCCD) and 1010 
cm-3(intrinsic silicon) for gold and platinum gates with 
work functions of 5.2 and 5.6 eV respectively assuming 
an initial band bending, Vsh of 0.2 eV. Corresponding 
55 Fermi levels using Equation (35) for these concentra- 
tions are 0.09, 0.26 and 0.55 eV, respectively. From 
these plots it is Seen that as long as the surface state 
density is below 1013 states, the CCD will remain in the 
desired accumulated state. Unfortunately, interface 
60 state density for native oxides range widely depending 
on the environmental history of the surface. For exam- 
ple, surface states densities have been measured as high 
as 1015 states/cm2 for'freshly cleaved silicon without 
oxide and reduced to the level of approximately 1013 
65 states/cm2 for aged native oxides (surface state densities 
as low as lOlostates/cm2can be achieved for thermally 
grown oxides). If a surface state density of 3 X  1013 
states/cm2(the vertical lines shown in FIGS. 15 and 16) 
5,005,063 
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is assumed, the surface potential either results in deple- applying the first CCD flash gate, without an insulating 
tion (V+O V) or accumulation, (V,<OV) depending layer. A variety of gate materials and deposition tech- 
on the position of the Fermi level at the surface. niques were used in investigating the flash gate. Three 
The Fermi level can either be controlled by doping vapor deposition techniques were employed and will 
concentration (as discussed above) or can be controlled 5 briefly be described here. 
by the external voltages to the CCD (as discussed here- Direct collision sputtering involves the creation of an 
inbefore under the subheading “Depletion edge con- ion plasma which releases metal atoms from a target by 
trol”) by moving the frontside depletion edge to the collision. This method is convenient for coating delicate 
backside through the substrate voltage Vmb. Therefore, specimens like the CCD due to the omnidirectional 
it is important to remember that the C U N ~ S  shown in 10 scattering of material which results in uniform films 
FIGS. 15 and 16 can also describe the behavior of the with a stationary sample. For producing a flash gate, a 
surface potential as the backside is depleted through large negative potential (=3000 V) is applied to the 
V,-,,b For example, as the frontside depletion edge target (gold or platinum) and an inert gas introduced 
moves to the backside through Val,, the initial band into the evacuated chamber produces a plasma which is 
bending, V, decreases and the Fermi level, V, in- 15 contained by a magnetic field. The ionized gas mole- 
creases. Both these factors work in the Same direction in cules collide with atoms of the metal target, releasing 
pushing the surface potential towards accumulation. them. The metal atoms are then attracted to the back- 
FIGS. 15 and 16 will be referred to hereinafter in ex- side of the CCD, which acts as the anode, thus coating 
plaining experimental observations. the back surface 
Another technique that may be used is electron beam 
potential which has a work function of approximately evaporation. It is more versatile and allows faster depo- 
4.3 eV which is (si&icantly less than the work func- sition rates, but does require rotation of the specimen to 
tion of the CCD). Instead of coming from the CCD, assure uniform coverage due to the smaller sources 
electrons will flow from the aluminum gate into the generally used. In this method, a boule of target mate- 
surface states of CCD causing a positive contact poten- 25 rial is heated by an electron beam at high energy densi- 
tial promoting additional depletion at the surface. ties releasing atoms by evaporation. The result is depo- 
Therefore, aluminum is obviously the wrong choice to sition of relatively low energy atoms on the backside of 
incorporate as a CCD flash gate. Most work functions the CCD, but possible radiation damage to the CCD 
for the metals are below the work function of the p-sili- from X-rays produced at the target can result. Deposi- 
con. Experimental results for several metals with the 30 tion chamber configuration seems to determine the 
highest work functions will now be presented. extent of damage. Generation of high potentials due to 
stray electrons reaching the substrate is also a problem. 
If the substrate is kept floating with respect to ground 
The CCD flash gate was a result of attempts to make or at the filament potential, this can be avoided, but 
an insulated gate on the backside of the CCD. Our 35 another problem, bombardment with positive ions, re- 
original intention was to devise a structure by which the sults. 
surface potential at the backside of the CCD could be Considering these difficulties, magnetron sputtering 
controlled by an external voltage source in producing would seem to be the best choice for depositing flash 
the QE-pinned condition. To accomplish this, the CCD gates. However, the high kinetic energy of the sput- 
was first coated on the backside with a MgF2 layer of 40 tered atoms may cause damage to the silicon surface as 
about lo00 A thickness by thermal eva ration. On top in e-beam evaporation. To test this, a CCD was vacuum 
applied on a small backside area of the CCD. The thick- ration using simple resistance heating. In this method, a 
ness of the metal gate was chosen by measuring gold tungsten filament is wetted with Pt by wrapping it with 
films deposited on glass slides for both optical transpar- 45 a fine platinum wire and applying a large DC current 
ency and electrical conductivity. It was found from across the filament at low voltage. The current is then 
these slides that while thinner is optically better, there is increased to evaporate Pt from the filament onto the 
a minimum thickness of about 20 A below which the stationary CCD. While thickness control is not as pre- 
gold films are not conductive. After deposition, the cise, this technique is very gentle to the CCD because 
gold gate was bonded out to a backside gate voltage, 50 there are no high energy particles involved, although 
V k  Increasing Vb positively caused the QE to drop, the risk of heating the CCD by radiation from the hot 
due to the increase in the backside depletion depth. filament is present. 
However, when Vb was biased negatively, the CCD in all caw,  coatings were deposited on the CCD 
immediately saturated due to minority carrier (elec- back surface after cleaning, by rinsing with methanol 
trons) leakage through the MgF2 layer. It is suspected 55 and air drying. Owing to the fragile nature of the 
that pinholes and impurities in the MgF2 caused the thinned CCD, no other cleaning, such as ultrasonic or 
large leakage of this dielectric layer. At this point, it nitrogen stream, was attempted. Some devices had pre- 
was realized that the insulation requirements through viously been coated with the organic phosphor Core  
the dielectric layer of the backside gate are extremely ene to enhance W response. This coating was removed 
critical and acceptable leakage currents must be on the 60 with Trichloroethane before cleaning, so that only the 
order of the normal CCD dark current (<0.01 e-/set/- 2&30 A native oxide remained. Machined aluminum 
pixel at -100’ C.). masks were constructed which fit securely into the 
Fortunately, the flash gate presents an alternative CCD package, close to the surface, and could be ro- 
means of controlling the CCD backside surface poten- tated to expose different areas on the array. The front- 
tial. In comparing the QE of the backside gate region to 65 side of the devices was shielded with aluminum foil to 
that of surrounding areas, it was noticed that the gate prevent any metal from depositing on the front contact 
significantly enhanced the QE even when grounded paths. All coatings were done with the CCD at room 
( V b = O  V). This observation provided the impetus for temperature. 
FIG. 17 shows the effect of aluminum on surface 20 
EXPERIMENTAL RESULTS 
of this dielectric layer, a thin (- 100 r ) gold film was coated with platinum for comparison by thermal evapo- 
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Four metals were chosen for deposition as flash gates; 
Pt, Au and Ni, all of which have higher work functions 
than that of psilicon, and aluminum in order to observe 
the effect of a metal gate with lower work function as a 
test of theory. Experiments have confirmed that plati- 
num, gold and nickel are good candidates for the CCD 
flash gate. 
It appears that gold is too mobile in silicon, and vice- 
versa, to be practical unless the device is kept at room 
temperature aPter deposition. Platinum is less mobile, 
but still shows evidence of diffusion at higher tempera- 
tures. While platinum appears to be the best choice for 
the current CCDs, due to its high work function and 
relative stability, it may be possible to use nickel on high 
resistivity devices. The ability to produce full depletion 
at the backside should lower the metal work function 
required to pull up the QE. This would improve long 
term stability, since nickel diflbcs very slowly, if at all, 
at or below room temperature. 
For the CCD flash gate, the metal films may be so 
thin that their effect on optical properties of the surface 
is negligible since sheet conductivity is not required 
because no bias is applied. Experimental thickness of the 
metal films was determined in the same way as for the 
backside gate, Le., by depositing films on glass prior to 
the CCD. Verifkation of thickness for very thin films 
(< 1 monolayer) was done in a relative manner by com- 
paring different thicknesses on the same CCD using 
10,OOO A light where transmission is poor for most met- 
als. FIG. 18 shows the transmission of various gold film 
thicknesses as a function of wavelength. Similar trans- 
mission characteristics are found for nickel and plati- 
num. As can be seen, negligible absorption occurs for 
flash gate thicknesses less than 10 A ( 1 2  monolayers). 
A preliminary test of the use of anti-reflection coat- 
ings to decrease reflection loss from the back surface 
has been done. A two-layer coating of Ti02 (910 A) and 
Ai203 (550 A) was applied to a flash gate on the back of 
a CCD. The coatings effectively increased QE of this 
device. 
EXAMPLE 
The 4OOO A flat field image shown in FIGS. 19u and 
196 shows the sensitivity (QE efficiency) of the first 
CCD to utilize the flash gate. The particular CCD for 
this experiment was purposely chosen because the cor- 
ners and outer regions were overly thinned to the point 
where the frontside depletion edge reaches the backside 
under nominal bias conditions (Le., VNb=O, Vfi= 10 V, 
V,=30 V). The upper half of the CCD was coated 
with a 50 A gold flash gate and the lower half was 
masked and left untreated. The frontside depletion edge 
can be clearly seen in FIG. 19u and is graphically drawn 
and labeled in FIG. 196. Within the overlay region, the 
flash gate produces the QE-pinned condition. No si&- 
icant change in QE is observed for the center region 
after the flash gate was applied. The sudden change in 
QE at the frontside depletion edge is attributed to 
where the Fermi level at the backside rapidly increases 
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due to depletion which, as discussed wiih reference to 60 
FIG. 15, reduces the initial band bending (it., V,) and 
effectively increases the work function difference be- 
tween the gate and CCD causing the surface potential 
to increase towards accumulation. For a given surface 
state density (say 3X 1013 states/cmZ/eV), the surface 65 
potential can dramatically “switch” from depletion to 
accumulation as calculated in FIG. 15 and graphically 
illustrated in FIG: 20 when the frontside depletion edge 
16 
approaches the backside over a thickness change of a 
Debye length. 
It is well known that gold diffuses into silicon (and 
vice-versa) at room temperature. Therefore, a change in 
sensitivity may occur attributable to a change in struc- 
ture at the backside due to this diffusion process. It is 
believed that the gold either diffiucs to the Si-Si02 
interface, reducing the number of interface states (by 
t g up dangling bonds found there), or destroys the 30 r native oxide altogether. In the event that the number 
of interface states are reduced, the surface potential will 
increase (cf., FIG. 15) towards accumulation, increas- 
ing the QE within the center area. 
It is clear from the experimental results that the flash 
gate provides a means of achieving permanent accumu- 
lation at the backside of the CCD, resulting in increased 
QE, possibly to the pinned condition, and the elimina- 
tion of QEH. This makes the flash gate preferable to 
backside charging with ultraviolet flood illumination, a 
technique disclosed in the aforesaid copending applica- 
tion, which is a transient effect. It is also clear, however, 
that the flash gate will only achieve maximum effective- 
ness under certain conditions. These conditions are as 
follows: 
1. The oxide upon which the gate is deposited must be 
relatively free of damage. While it is certain that the 
Si-Si02 interface states play a major role in determin- 
ing the QE, the origin and number of these states, and 
the effect of metal or other diffming species on them, 
is not clear. Theory indicates that a smaller number of 
interface states is beneficial because it minimizes the 
‘natural’ band bending at the surface (V, in Equation 
(34)), which the gate must overcome for accumula- 
tion. It has been observed that the flash gates are most 
effective on devises with well aged native oxides, and 
that any disturbance of the interface, such as damage 
from high energy particles during deposition pro- 
cesses, will deet flash gate performance. 
2. In order for the flash gate to be able to bend the bands 
up at the surface, the depletion of the psilicon from 
the frontside must be complete. The advantages of 
depletion are twofold in that it effectively reduces the 
work function of the p-silicon and also reduces the 
number of empty, positive surface states. The devices 
may be thinned from the backside to approximately 
reach the depletion region, at which point the sub- 
strate voltage can be varied to extend the depletion 
edge farther. Thinning is a difficult process to prop 
erly control because the optimal thickness is only a 
few microns and must be fairly precise. With the 
present state of the art in thinning, full depletion can 
be reached only in some areas of the CCD array: 
However, final adjustment for full depletion can be 
made by adjusting the substrate voltage. 
In order to make the depletion condition easier to 
achieve, a higher resistivity pregion should be used in 
the CCD. This would allow the fields to extend deeper 
so that the device would not need to be so thin. The 
extra thickness is desirable not only for thinning con- 
straints, but also results in higher QE or IR and high 
energy x-ray wavelengths which pass through a thin 
device. Regions of h.eavier doping at the backside 
which are commonly created by ion-implantation or 
diffusion are not recommended, and not necessary, for 
the flash gate CCD. A CCD of the type described 
above, with 15 microns of 100 Ohm psilicon, has been 
tested. As expected, the depletion edge can readily be 
brought to the backside by voltage control after thin- 
17 
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ning. This was the first CCD in which the desired de- 
pletion condition was achieved in all areas of a CCD 
with a flash gate. 
Although particular embodiments of the invention 
have been described and illustrated herein, it is recog- 
nized that modifications and variations may readily 
occur to those skilled in the art. For example, although 
a native oxide film of 30 A thickness has been referred 
to as the insulating film between the metal flash gate and 
the backside of the semiconductor device, it is recog- 
nized that it takes too long to grow a native oxide film 
of that thickness after thinning. What is important about 
the oxide film, aside from its thickness, is that it be 
relatively free of damage, with few surface states 
(< 1013states/crnz) like aged native oxide. One skilled in 
the art may be able to grow such a quality oxide film 
more quickly by chemical treatment of the semiconduc- 
tor surface, such as with diluted nitric acid (10% m03, 
90% distilled water) for two minutes, followed by a 
wash to remove all traces of the acid, and then thor- 
oughly air drying the oxide surface. Consequently, it is 
intended that the claims be interpreted to cover such 
modifications and variations. 
What is claimed is: 
1. A semiconductor device for sensing light, said 
device having a junction between pdoped and ndoped 
layers of semiconductor material, and two ohmic 
contacts, one contact to said Hoped layer and one 
contact to said ndoped layer, said device receiving 
light through a surface of a predetermined one of said 
layers, and delivering photogenerated majority carriers 
through said junction to the other one of said layers for 
collection, an improvement in quantum efficiency com- 
prising means for biasing said device for operation as a 
photodetector, said means creating a depletion edge in 
said predetermined one of said layers, means for posi- 
tioning said depletion edge at said surface of said prede- 
termined one of said layers, a thin oxide film of less than 
30 A grown on said surface of said predetermined layer, 
a metal film over said thin oxide film said metal film 
having a larger work function than said semiconductor 
material, whereby a conduction band in said semicon- 
ductor material, which normally decreases near said 
surface of said predetermined one of said layers to pro- 
duce a trap for majority carriers, is caused to instead 
increase causing majority carriers to be accelerated 
through said other one of said layers for collection. 
2. A semiconductor device as defined in claim 1 
wherein said means for positioning said depletion edge 
contacts, one contact to said p-doped layer and one 
contact to said ndoped layer, said device receiving 
light through a surface of a predetermined one of said 
layers and deliver photogenerated majority carriers 
5 through said junction for collection from the other one 
of said layers functioning as a channel for storage and 
transfer of electrons through a gate structure, an im- 
provement in quantum efficiency comprising means for 
biasing said predetermined one of said layers and other 
10 one of said layers through said contacts, and means for 
biasing said gate structure for operation, and means for 
extending a depletion edge from said junction to extend 
to said surface of said predetermined one of said layers, 
an oxide film over said surface of said predetermined 
15 one of said layers, a metal film over said thin oxide film, 
the metal of said metal film having a larger work func- 
tion than said semiconductor material, whereby the 
conduction band, which normally decreases near said 
surface of said predetermined layer to produce a trap 
20 for majority carriers, is caused to instead increase caus- 
ing majority carriers to be accelerated toward said 
other one of said layers of semiconductor material for 
collection. 
7. A charged coupled device as defined in claim 6 
25 wherein said means for positioning said depletion edge 
at the surface of said predetermined one of said layers is 
comprised of said predetermined one of said layers 
thinned to less than six microns. 
8. A charge coupled device as defined in claim 7 
30 wherein said means for positioning said depletion edge 
at said surface of said predetermined one of said layers 
includes means for biasing said metal film relative to 
said predetermined one of said layers. 
9. A charge coupled device as defined in claim 6 
35 wherein said means for positioning said depletion edge 
at said surface of said predetermined one of said layers 
is comprised of said predetermined one of said layers 
thinned to place said depletion edge near said surface, 
and means for applying a bias voltage to said metal film 
40 relative to said predetermined one of said layers, said 
bias voltage being selected to control said depletion 
edge to be at said surface. 
10. A charge coupled device as defined in claim 6 
wherein said oxide film is about 30 A thick. 
11. A charge coupled device as defined in claim 6 
wherein said thin oxide film has an interface state desity 
level less than approximately 3 x 1013 states/cmVev. 
12. A charge coupled device as defined in claim 6 
wherein said predetermined one of said layers has a 
45 
at said surface of said p;edetermin-&l one of said layers 50 doping level the order of 1015cm-3. 
is comprised of said predetermined one of said layers 13. A charge coupled device as defined in claim 6 
thinned to less than six microns. wherein said predetermined one of said layers has a 
3. A semiconductor device as defined in claim 2 doping level in the order of 1015cm-3, and said oxide 
wherein said means for positioning said depletion edge film has an interface state density level not more than 
at said surface of said predetermined one of said layers 55 about 3 X 1013 states/cmz/ev. 
includes a bias voltage applied to said metal film over 14. In a semiconductor CCD imaging s e m r  having a 
said thin oxide film. buried n channel in a pdoped semiconductor material 
4. A semiconductor device as defined in claim 1 epitaxially grown over a p+ doped substrate material, 
wherein said thin oxide film has an interface state den- and having a gate structure over said buried n channel 
sity level not more than about 3 X 1013 states/cmZ/ev. 60 for control of storage and transfer of electrons, and 
5. A semiconductor as defined in claim 1 wherein said further having a portion of said substrate material and a 
predetermined one of said layers has a doping level in portion of pdoped semiconductor material removed to 
the order of 1015cm--3, and said thin oxide film has an provide a thinned backside opposite said n channel, and 
interface state density level not more than about a thin oxide film over said thinned backside, an im- 
3 x 1013 states/cmz/ev. 65 provement comprised of a thin transparent film of metal 
6. A charged coupled device for sensing light, said over said thin oxide film, said metal having a work 
device having a junction between pdoped and ndoped function higher than the work function of said p+ 
layers of semiconductor material, and two ohmic doped substrate material for improvement and stabil i-  
5,005,063 
19 20 
tion of the quantum efficiency of said CCD imaging 
sensor. 
15. An improvement in a CCD imaging sensor as 
defined in claim 14 wherein said thin oxide film is less 
than about 30 A. 
16. An improvement in a CCD imaging sensor as 
defined in claim 14 wherein said semiconductor is sili- 
con and the metal for said thin transparent film of metal 
is selected from a group consisting of gold, platinum 
and nickel. 
17. An improvement as defined in claim 14 further 
including an anti-reflection coating over said thin trans- 
parent film of metal. 
18. In a semiconductor CCD imaging sensor having 
trons from wells, fabricated in a buried channel of pho- 
tosensitive semiconductor material where quantum effi- 
ciency of said sensor is improved for blue, ultraviolet, 
far ultraviolet and low energy x-ray wavelengths, said 
5 sensor having substrate material removed from a back- 
side opposite said charge transfer gates and a portion of 
the photosensitive semiconductor material opposite said 
buried channel removed to expose a backside surface, 
an oxide film of less than about 30 A on said backside 
10 surface a thin transparent film of metal over said oxide 
film, said metal having a higher work function than that 
of said semiconductor material for improvement and 
stabilization of the quantum efficiency of said CCD 
imaging sensor. 
charge transfer gates for reading out accumulated elec- 15 * + * * *  
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